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Switching energy loss of an unipolar device like MOSFET is comparatively low as its switching time is lower and hence, it can be switched at very high frequency. In comparison, insulated gate bipolar transistor (IGBT) switching loss is higher due to its inherent higher switching time attributed to its bipolar nature. However, with the increase of blocking voltage, the onstate resistance of MOSFET keeps on increasing and it exhibits high conduction loss; whereas, due to conductivity modulation of drift region, conduction drop of IGBT remains fairly low even at higher voltages. Therefore, at higher voltage and current applications, IGBT has been a preferred power device over MOSFET when they are made of silicon (Si) [11] .
For the same breakdown voltage, the drift region width of a SiC device is smaller compared to Si device because of its higher doping concentration in the drift region. The smaller depletion width reduces the specific on-resistance of the SiC device, resulting in less conduction loss [11] . Therefore, with the advent of SiC technology, MOSFET on-state resistance and consequently the conduction loss has become low, even at higher voltages. Recently, SiC devices are being developed for very high-voltage applications [12] - [15] . With lower conduction loss combined with its inherent lower switching loss, switching frequency of SiC MOSFET-based high-power converter can be pushed higher compared with Si IGBT to achieve the benefit of working with smaller filter components [16] - [18] . In grid tie systems [19] and motor drives [20] applications, filter components used to eliminate converter switching ripples can therefore be designed with smaller values if SiC MOSFETs are being used. With grid tie application, the control bandwidth can be enhanced considerably due to higher switching frequency, which enables faster transient control of the grid.
High-temperature operation capability of SiC devices as reported in [21] - [24] , allows the junction temperature to go higher and consequently more heat can be removed from the device with the same volume of heat sink. This allows the use of smaller heat sinks for the same rating of the converter.
The SiC Schottky diode has almost zero reverse recovery energy loss compared to Si p-i-n diode. In [25] , the performance enhancement of a hybrid device combining Si IGBT and SiC Schottky diode has been reported. The 1200-V 20-A SiC MOSFETs have been characterized [26] and they are being used in product development. With 1200-V 100-A SiC MOS-FET module commercially available from Cree, Inc., highpower converter design with all SiC devices is now possible. The 1200-V 100-A module is packaged from five 30-A SiC MOSFET and five 10-A SiC Schottky diode dies in parallel [27] - [29] .
Significant research also has been carrying out in SiC junction gate field effect transistor (JFET) and SiC super junction transistor (SJT) [30] - [34] . These devices have certain advantages and disadvantages in comparison with SiC MOSFETs. However, so far SiC MOSFET has gained more momentum in various applications compared to its counterparts.
The main contribution of this paper includes detail switching characterization of 1200-V, 100-A SiC MOSFET, converter loss analysis and discussion on various design considerations of 2L-VSC using these devices. The SiC module makes one leg of the 2L-VSC as shown in Fig. 1 . In Section II, the 1200-V 100-A SiC MOSFET module has been characterized separately with and without complementary device in the circuit. In place of complementary device, an external free wheeling diode (FWD) is used. Separate test results are compared to analyze the effects of complementary device parasitics. Detailed switching loss measurements at various temperatures and gate resistances have been performed. In Section III, the converter loss and efficiency of 2L-VSC using 1200-V 100-A SiC MOSFET and 1200-V 100-A Si IGBT have been calculated and compared at different switching frequencies and loads through simulation in MATLAB/PLECS. Power loss variation with different power factors (p.f.) has also been investigated. This paper also focuses on various design considerations of the 2L-VSC using 1200-V 100-A SiC MOSFET. Loss of the converter at rated power level has been considered for thermal design. Section IV discusses computational fluid dynamics (CFD)-based simulation to find out the requirement of heat sink size to keep the device junction temperature below its operating limit. Lower switching time of SiC MOSFET increases dv/dt across the device, resulting in more common mode current injection into the control circuit through coupling capacitor of the isolated power supply. Common mode current causes control ground to oscillate. In Section V, various measures taken in gate drive design to minimize ground oscillation have been discussed. Because of higher output capacitance of SiC MOSFET, any presence of stray inductance in the dc bus and module layout causes L-C oscillation of the device current and voltage during switching transients. To minimize ringing, bus bar design has been focused to minimize stray inductance. The dc bus capacitor is selected to have low-equivalent series inductance (ESL). Bus bar design considerations are discussed in Section VI. The designed and developed 2L-VSC is operated at 20-kHz switching frequency to supply the load up to 35 kVA. Two such 2L-VSCs are paralleled to supply higher load and all the experimental results are discussed in Section VII. Section VIII concludes the paper.
II. 1200-V 100-A SIC-MOSFET MODULE CHARACTERIZATION
A. Module Details 1200-V 100-A half bridge module has been packaged from discrete dies. Both the top and bottom devices are made from paralleling of five 1200-V 30-A 80 mΩ SiC MOSFETs and five 1200-V 10-A SiC Schottky diodes [27] . The device with five parallel dies is shown in Fig. 2 .
B. V-I Characteristics of 1200-V 100-A SiC MOSFET
The V-I characteristics of the MOSFET and its antiparallel diode are shown in Fig. 3 as given in [28] . These characteristics have been used to estimate the conduction losses of converter as discussed in Section III. As the designed gate drive supplies +20/−5 V to MOSFET gate, the MOSFET conduction drop is considered in correspondence with the gate voltage of 20 V.
C. 1200-V 100-A SiC MOSFET Device Characterization Without Complementary Device of the Module
In order to characterize turn-on and -off behavior of the device under hard switched condition, standard double pulse (DP) test has been performed [26] . The test circuit is shown in Fig. 4 . In Fig. 5 , the DP test waveforms are shown. At the end of the first pulse, the inductor current reaches the desired device current of test and the device is tested for turn-off characterization. During the OFF condition of the device, inductor current free wheels through FWD and it remains almost same till next ONpulse. At the start of the second pulse, the device is tested for turn-on characterization.
In this section, the bottom device of the 1200-V 100-A SiC MOSFET module has been characterized without considering the complementary device in the circuit. Instead, two SiC Schottky diodes (IDH15S120) are used in parallel as the FWD. The output capacitance C oss of the device is measured as 20 nF at 1 V and 1 MHz as shown in Fig. 6 , whereas the diode used in DP circuit has 750 pF capacitance. Therefore, using separate FWD in DP test helps in identifying the effects of high device capacitance in switching behavior of the other device in the module.
The parasitics of the DP test circuit is shown in Fig. 7 . Bus bar for the DP test circuit is carefully designed as shown in Fig. 8 , to minimize the stray inductance L σ bb to 25 nH. The sandwitched bus bar inductance is slightly higher to accommodate the current probe from Pearson Electronics (Model-3972) in the stud of the capacitor. The dc bus capacitor is chosen to have very low ESL (L DP-esl < 13 nH). Minimization of stray inductance reduces oscillation of the device voltage and current during switching transient. Iron core inductor needs large air gap to prevent saturation at high current and adds unnecessary design complexity. For simplicity, an air core inductor is designed for the DP test. As the inductor is meant to handle negligible power in DP test, very small conductor size can be chosen to keep the inductor size small even with the air core structure. However, the resistance of the inductor should be low to have higher time constant of the inductor compared to free wheeling time. The inductor time 
constant is 2.2 ms of the designed inductor. The terminal capacitance is characterized and found to be quite small (C DP , 100 pF) compared to device output capacitance C oss , 20 nF. The total stray inductance L σ m of module layout is expressed as
and L σ m is 15 nH. Therefore, the inductance of the commutation path L COM−DP comes out to be
Turn-on characteristics at 800 V and 100 A with gate resistance R g of 15 Ω is shown in Fig. 9 and the turn-on energy loss E on is measured to be 8.2 mJ. Turn-off characteristics is shown in Fig. 10 and turn-off energy loss E off is found to be 5 mJ. During turn ON, device current is seen to be ringing due to L-C oscillation of FWD capacitance and stray inductance of the bus bar and device layout. Device voltage overshoot is observed during turn OFF because of the stray inductance.
In Fig. 11 , switching energy losses at different device currents and voltages are measured and plotted. Gate resistance is 5 Ω and hot-plate temperature is controlled at 125°C to ensure that the junction temperature T j of the device is at 125°C. Both E on and E off losses increase almost linearly with the current. Switching loss is measured at different temperatures with gate resistance of 5 Ω and plotted in Fig. 12 . Turn ON loss decreases with the increase of temperature, whereas turn-off loss increases slightly with the temperature. However, combined switching loss E total decreases with the increase of temperature.
The maximum temperature at which the device tested is 150°C.
D. 1200-V 100-A SiC MOSFET Device Characterization With Complementary Device of the Module
In this section, device characterization using complementary device in the module as FWD, has been discussed. From the turn-on characteristics in Fig. 13 , it can be seen that the device , Measured E on = 10.5 mJ, Scale: current has a spike which is not present without complementary device in the circuit as shown in Fig. 9 . This is due to the high drain to source capacitance C ds of the top device. When diode of the top device free wheels, the voltage across the top device is the forward drop of the diode. At low voltage, C ds is higher and the current spike is generated from high dv/dt. The turn-on current spike magnitude can be related with dv/dt as
The current spike causes additional turn-on loss which is measured as 10.2 mJ against 8.2 mJ in the case of complementary device remains unused.
However, turn-off characteristics with and without complementary device shown in Figs. 10 and 14 , respectively, show almost the same overshoot of switch voltage. This is due to the unchanged commutation inductance in the circuit. The voltage overshoot can be expressed as
From the data in Fig. 10 and the L COM−DP value given in (2), ΔV ds can be computed as 
The computed voltage overshoot from (5) matches well with the measured value as given in Fig. 10 .
In Figs. 15 and 16 , the turn-on and turn-off transients at different gate resistances are shown. Device voltage, device current, and gate voltage are captured. It can be seen from Fig. 15 that the delay and fall time of voltage decrease as the gate resistance is reduced. However, faster turn-on increases dv/dt and hence, the device current spike is increased. From Fig. 15 , it can be seen that the dv/dt of the voltage fall at R g of 5 Ω is 6 kV/μs. From (3), the current spike can be computed as
The computed value from (6) closely agrees with the current spike seen from the test. The total switch current rises to around 236 A, which is combination of steady-state switch current of 100 A and transient spike of 136 A.
During turn OFF, delay and fall time of current decrease with the decrease of gate resistance. Faster turn-off increases di/dt and hence, the device voltage oscillation and overshoot increase as seen from Fig. 16 . Switching losses versus device current is plotted in Fig. 17 . This shows that the device in the module has more loss than the discrete device. Switching losses at turn ON and OFF are measured with different gate resistances and plotted in Fig. 18 . It can be seen that the switching loss increases if device is slowed down with higher gate resistance. However, with the increase of gate resistance, the dv/dt and di/dt of the converter are reduced, which in turn reduces the stress ON switch, gate drive circuit, and also reduces the common mode current in the circuit. Therefore, to design a converter, the dv/dt and di/dt and switching loss tradeoff can be achieved from these results. Here, the converter is designed with a gate resistance of 5 Ω. The switching losses evaluated from the module in DP test are used in simulation to calculate the converter loss in subsequent section.
III. 1200-V 100-A SIC-MOSFET AND 1200-V 100-A SI-IGBT-BASED 2L-VSC EFFICIENCY COMPARISON
In this section, a detailed loss analysis of Si IGBT (Semikron SK100GB12T4T, 1200 V, 100 A) [35] and SiC MOSFET-based (MSK 4804, 1200−V, 100−A) [28] 2L-VSC has been performed and compared. Converter loss has been simulated in MATLAB/PLECS with loss model of the device at different switching frequencies and loading conditions. Si IGBT module conduction and switching loss data are taken from its datasheet [35] . The SiC MOSFET conduction drop is taken from the forward characteristics in Fig. 3 and switching loss data is taken from device characterization as given in Fig. 17 .
In Fig. 19 , converter losses for SiC MOSFET and Si IGBT are plotted for different loading conditions up to 70 kW at unity p.f. The converter dc bus voltage is 800 V and output rms line voltage is 480 V. Si IGBT-based converter's loss is given at 5-, 10-, and 20−kHz switching frequencies. SiC MOSFET-based converter's loss is given at 5, 10-, 20-, and 50−kHz. It can be seen that at different switching frequencies, the total loss in the 2L-VSC with SiC MOSFET is less than that of the loss occurs in the Si IGBT-based converter by a factor of 2 to 3 over the entire range of loading conditions. It is also found that, the loss in the SiC MOSFET-based converter at 20 kHz of switching is below the loss of the converter with Si IGBT switching at 5 kHz. This allows us to operate the SiC MOSFET-based converter at higher switching frequency and thus reduces the filter size considerably. Moreover, with higher operating junction temperature of 175°C of SiC MOSFET [28], the heat flow rate is higher with the same volume of heat sink and hence cooling of SiC MOSFET-based converter can be managed with smaller heat sink for the same converter loss. With the increase in switching frequency, power loss in Si IGBT-based converter increases drastically as it can be seen from Fig. 19 , whereas, the loss in SiC MOSFET-based converter increases gradually with switching frequency. Power loss in SiC MOSFET-based converter at 50−kHz switching frequency is only slightly higher than that with 10−kHz switching frequency in the Si IGBT-based converter. The corresponding efficiency of the converter is plotted in Fig. 20 . It can be seen that using 1200−V 100−A module, the 2L-VSC efficiency can be reached at 99.5 %.
Switching loss and conduction loss contribution to total power loss are separately shown in Table I at 70−kVA, 0.8−p.f., and 10−kHz switching frequency. It can be seen that switching loss is much higher in Si IGBT compared to its conduction loss, whereas switching loss in SiC MOSFET-based converter is much lower compared to its conduction loss. Hence, the total loss of SiC-based converter does not increase rapidly with switching frequency as compared to Si IGBT. Both converters are also simulated at different p.f.s with 70 kVA load and at 10−kHz switching frequency. From Table II, it can be seen that the SiC MOSFET-based converter loss varies with p.f. as the conduction loss dominates; whereas, Si IGBT-based converter loss remains almost same due to the larger part of the loss being switching loss.
From the analysis it can be concluded that with the use of SiC MOSFETs, converter switching frequency can be higher and high-power converter design is feasible with higher efficiency and power to weight ratio.
IV. THERMAL ANALYSIS AND HEAT SINK SIZE COMPARISON
CFD software tools are generally used to "virtually" experiment different cooling approaches of electronic products and predict their thermal behavior, subject to specific constraints [36] , [37] . In this study, a 3-D numerical model using COMSOL Multiphysics simulation software is developed to investigate the temperature distribution in the 1200−V 100−A SiC-based converter.
A. Temperature Distribution-Based on Power Loss
The thermal model of the converter shows the thermal performance and the junction temperature rise in the device at different loading conditions of the converter. This model considers three 1200-V 100-A SiC MOSFET modules on an air cooled heat sink as in the case of a 2L-VSC.
The conjugate heat transfer model includes device packages, air cooled heat sink, and air duct. Air enters from one side of the heat sink (inlet) and exits from the other end (outlet). All other surfaces of the heat sink are considered thermally insulated as shown in Fig. 21 . The SiC MOSFET modules are mounted on the base plate of the heat sink. The dimension of the chosen heat sink for thermal simulation is 7 in × 5 in × 5 in. The ambient air temperature inside the cabinet is chosen to be 40°C. The average velocity of the air at the exit of the fan is considered as the inlet velocity of the model. The thermal energy is transported through the conduction mechanism from the device junction to heat sink surface and through conduction and convection mechanism from the surface of the heat sink to ambient. In the finite element method (FEM) model, the cooling air flow rate is assumed to be 120 ft 3 /min. The thermal resistance of the chosen heat sink is 0.18
• C/W. Thermal resistances of devices, thermal bonding material, and calculated equivalent module thermal resistance are given in Table III. The temperature distribution in the heat sink and the device is shown in Fig. 22 for 200 W loss in each module. It is found that the temperature rises a maximum up to 178°C in the outletside device. With 300 W of converter loss, temperature rise is 140°C. For 150°C junction temperature, the total converter loss is around 375 W. From Fig. 19 , it can be seen that at 36 kW load and 20 kHz switching frequency SiC MOSFET converter loss is 375 W. Therefore, if a converter operates at 36 kW, junction temperature rises up to 150°C.
B. Heat Sink Size Comparison
In order to compare the size of SiC MOSFET and Si IGBTbased converter, it is assumed that the operating junction temperature of both SiC MOSFET and Si IGBT are 150°C [28] , [29] , [35] . From Fig. 19 , the loading capability of the converter with SiC MOSFET and Si IGBT at different frequencies are given in Table IV for total 375 W of converter loss. It can be seen from Table IV that even with the junction temperature of 150°C, SiC MOSFET-based converter can supply almost twice the load as that of Si IGBT-based converter at 5-and 10-kHz switching frequencies. At 20 kHz, the multiplication factor becomes three. Therefore, it can be concluded that with SiC MOSFET, power density of the converter can be increased considerably.
V. GATE DRIVE DESIGN CONSIDERATIONS
The Gate drive circuit has six isolated channels to drive six devices of 2L-VSC. Each channel is galvanically isolated at the power supply side and optically isolated at signal side. The isolation scheme is shown in gate drive board and circuit schematic in Figs. 23 and 24 . The salient features of the gate drive are as follows.
1) The gate signal from control circuit is passed to the device through optocoupler (HCPL-316J)-based gate driver which provides optical isolation. 2) Isolated power supply is used to provide power supply to the gate. The gate supply voltage of SiC MOSFET is +20/−5 V.
3) The gate driver can provide protection from current shoot through, by sensing drain-to-source voltage, V ds of the device. 4) A common mode current injection in the control circuit through the coupling capacitor of an isolated power supply is minimized by inserting common mode choke. The designed gate drive board is shown in Fig. 23 with different sections of it highlighted.
A. Layout Design Considerations
In order to reduce the switching loss, SiC MOSFET switching transient time is minimized. However, presence of stray inductance in gate current path delays the gate capacitor charging. Also, it forms a resonant circuit with C gs and C gd and creates ringing in gate supply. The layout of gate current supply is designed with wider gate supply and return paths so that the inductance is minimized to be around 7.5 nH. However, the inductance of the coaxial cable for gate wiring and the stray inductance of the module are measured to be 40 and 30 nH, respectively. Therefore, the total gate drive loop inductance L σ is 77.5 nH.
B. Common Mode Current Minimization
Common mode current is generated in the switch mode power converter due to presence of parasitic capacitance to ground [38] . Due to the faster switching of the SiC device, the dv/dt of converter common mode voltage is much higher compared with Si device. Therefore, even the presence of small coupling capacitor across either isolated power supply or across optically isolated driver, can cause a significant common mode current to flow into control ground.
As shown in Fig. 24 , the common mode current can flow into control ground through two possible paths. In this case, optical driver coupling capacitor C op is negligible and hence common mode current through path-2 is minimal. However, coupling capacitor C ps of the isolated power supply is around 10 pF and can help in injecting substantial common mode current to the control circuit. In case of dv/dt of 6 kV/μs, the common mode current will be 60 mA. Common mode inductance present in the common mode current path creates an oscillation of control ground potential.
In order to minimize the common mode current flow into the control circuit a common mode choke (CM04RC07T-RC04) is used at the input side of the isolated power supply. High impedance of common mode choke can reduce the common mode current peak substantially. 
VI. BUS BAR DESIGN CONSIDERATIONS
Due to high current in the converter and lower switching time of the SiC MOSFET, the di/dt in the circuit is very high. This causes a voltage overshoot across the device during the turn OFF depending upon the stray inductance of the bus bar. Therefore, stray inductance minimization is an important requirement of the bus bar design. Fig. 25 shows the designed sandwiched bus bar to minimize the stray inductance. The stray inductance of the bus bar between the modules L σ dc is around 7 nH.
It is also important to have low ESL (L dc−esl ) of the dc link capacitor C dc of the converter [39] . Metallized polypropylene (EMKP650-100) dc-link capacitor of 100 μF is used for this converter with ESL less than 100 nH. Three snubber capacitors C sc with ESL (L sc−esl ) less than 30 nH have been placed on the dc bus near the modules. The parasitic elements of the designed converter are shown in Fig. 26 . With snubber capacitor across the module, a local commutating loop is formed, excluding L dc−esl and L σ dc , resulting in a reduced commutating inductance as given as
Lower commutating inductance reduces the die level voltage overshoot across the device. To test the effect of the low ESL snubber capacitors, DP test is performed on the module close to the dc-link capacitor. Steady-state device current level is ensured to be 100 A by measuring DP inductor current. The gate resistance of 5 Ω is used in the gate drive circuit. The device voltage, DP inductor current I L during turn OFF, without and with snubber capacitors are measured and shown in Figs. 27 and 28 , 
VII. CONVERTER TEST RESULTS
With all the design considerations, a three-phase 2L-VSC using 1200-V 100-A SiC MOSFETs has been packaged as shown in Fig. 29 . Each module forms one of the legs of 2L-VSC. A gate driver board designed with all the considerations discussed in Section V is seen mounted on top of the converter. The gate drive to device gate path length is minimized to reduce the loop inductance. The fan is installed at one side of the converter and the air flow is channelized into the heat sink. The prototype con- verter heat sink is selected such that the converter can be loaded up to a power level of 36 kW while operating at switching frequency of 20 kHz, to restrict the device junction temperature within 150°C at an ambient temperature of 40°C. At this operating condition, the packaged converter power to weight ratio comes out to be 3 kW/lb.
The converter is tested at a power level of 35 kVA with its device switched at 20 kHz. The converter output is filtered through a 1 mH inductor and supplied to a resistive load. In Fig. 30 , it shows the line voltages before and after the filter and the line current of the converter.
In order to increase the power level of the system, these converters can be operated in parallel connection. Fig. 31 shows the waveforms with two such converters operating in parallel.
The parallel converter system is tested up to 50 kVA.
The designed converter is used in the development of three phase solid-state transformer (SST) which interfaces 480-V grid with 13.8-kV grid as reported in [8] - [10] . The converter is used at the low voltage side of the dual-active bridge (DAB) converter [10] and at the output as the strings of parallel inverters [8] , [9] . 
VIII. CONCLUSION
In this paper, the design of a 2L-VSC using 1200-V 100-A SiC MOSFET is discussed. The switching characterization of the 1200-V, 100-A module with various gate resistances and at different junction temperatures is performed and discussed. A converter loss comparison is carried out with similar rating Si IGBT-based 2L-VSC. The 1200-V 100-A SiC MOSFET-based converter is found to have a comparatively lower loss at even very high switching frequency which is promising for high power density converter design. Thermal design analysis carried out shows that the SiC MOSFET-based converter can be packaged with smaller heat sink. Gate drive and bus bar design considerations are explained. The experimental testing of the packaged prototype converter up to a power level of 35 kVA confirms the feasibility of the design and operation of 1200−V 100−A SiC MOSFET-based converter with high power density.
